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Abstract— This paper presents experimental and simula-
tion analysis of an -shaped silicon junctionless nanowire
field-effect transistor (JL-NWT) with gate lengths of 150 nm
and diameter of the Si channel of 8 nm. Our experimental
measurements reveal that the ON-currents up to 1.15 mA/µm
for 1.0 V and 2.52 mA/µm for the 1.8-V gate overdrive
with an OFF-current set at 100 nA/µm. Also, the experiment
data reveal more than eight orders of magnitude ON-current
to OFF-current ratios and an excellent subthreshold slope
of 66 mV/dec recorded at room temperature. The obtained
experimental current–voltage characteristics are used as a
reference point to calibrate the simulations models used in
this paper. Our simulation data show good agreement with
the experimental results. All simulations are based on drift-
diffusion formalism with activateddensity gradient quantum
corrections. Once the simulations methodology is estab-
lished, the simulations are calibrated to the experimental
data. After this, we have performed statistical numerical
experiments of a set of 500 different JL-NWTs. Each device
has a unique random distribution of the discrete dopants
within the silicon body. From those statistical simulations,
we extracted important figures of merit, such as OFF-current
and ON-current, subthreshold slope, and voltage threshold.
The performed statistical analysis, on samples of those
500 JL-NWTs, shows that the mean ID–VGs characteristic
is in excellent agreement with the experimental measure-
ments. Moreover, the mean ID–VGs characteristic repro-
duces better the subthreshold slope data obtained from the
experiment in comparison to the continuous model simula-
tion. Finally, performance predictions for the JL transistor
with shorter gate lengths and thinner oxide regions are
carried out. Among the simulated JL transistors, the con-
figuration with 25-nm gate length and 2-nm oxide thickness
shows the most promising characteristics offering scalable
designs.
Index Terms— Drift diffusion (DD), electronic transport,
junctionless (JL) nanowire field-effect transistors (FETs)
(JL-NWTs), random dopants, scattering mechanisms, sili-
con nanowire, simulations, variability.
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I. INTRODUCTION
S ILICON nanowires have a wide spectrum of promis-ing applications such as current field-effect transistors
(FETs) [1], ion-selective nanosensors [2], imaging sensor [3],
photovoltaics [4], energy conversion and storage [5], and
qubits [6]. However, fabricating a nanowire with character-
istics required for a specific application can pose some major
challenges. For example, as the transistor dimensions are
reduced, the ON-current and OFF-current ratio (ION/IOFF)
decreases. Keeping this ratio high is critical, if we want
to achieve high-speed operations of the transistors. Also,
keeping the IOFF current very low is essential for low-power
application systems such as tablets and mobile phones. Hence,
the aim for the technology, nowadays, is to provide as low
as possible IOFF without comprising the high value of ION.
The low IOFF is one of the major challenges of the planar
MOSFETs. Source-to-drain quantum tunnelling [7]–[9] or
variability [10]–[12] is much more pronounced and deteriorate
the ION/IOFF ratio in current ultrascaled devices. To overcome
this problem, a variety of new architectures, including ultrathin
silicon-on-insulator (SOI) [13]–[15], double gate [13], [16],
FinFETs [17], [18], trigate [19], -gate [20], junctionless
(JL) [21], and gate all-around nanowire FETs [22], have
therefore been developed to improve the electrostatic control
of the conducting channel. In those architectures, the surface
surrounded by the gate is increased in relation to the channel
volume, improving the electrostatic control.
In conventional planar MOSFETs, the drain current (ID)
can be improved accordingly to the semiconductor mobility
and gate length (µ/LCH) ratio. Specifically, ID ∝ (µ/LCH)
(VGS − VTH)2, where VGS and VTH are the gate and threshold
voltages, respectively. When reducing LCH, ID is expected
to increase. However, ID is limited by the negative impact
on the mobility of the large doping concentrations needed to
preserve the electrostatic integrity in the channel. In addition,
in ultrathin body MOSFETs, surface roughness (SR) scattering
is increased due to the strong electric field necessary to form
an electron channel close to the Si–oxide interface [21], thus
deteriorating ID .
Efforts from the device community have been, therefore,
devoted on researching new high-mobility materials [23], [24]
or novel devices architectures [25]–[27]. Flat-band devices
such as JL nanowire FETs (JL-NWTs) have gained substantial
attention in recent years [25]–[27]. Contrary to the “standard”
p-type or n-type MOSFET devices that operate in an inversion
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mode, the JL-NWTs work in a partial depletion mode. As a
result, the current is flowing mainly through the body of the
transistor creating a 3-D conducting channel far away from the
Si–oxide interface. This can explain why the SR scattering is
not the limiting mechanism for these nanowire FETs [28].
Being a normally ON device, the JL transistor acts as a gated
resistor that pinches off the carrier density by applying a gate
voltage or by selecting a gate metal with an appropriate work-
function. It becomes a depleted, normally OFF, device. When
switched ON, the JL transistor is under flat-band conditions.
Due to the resistive behavior of the channel ID = ION, with
ION = qµND A⊥VD/LCH, where q is the electronic charge,
ND is the doping concentration, A⊥ is the channel conducting
cross section area, and VDS is the source–drain applied voltage.
From the last expression, one may think that by increasing the
doping concentration ND , ION would be increased. However,
ND cannot be arbitrarily large, because the semiconductor will
become a nearly metallic system, making the channel depletion
for a particular cross section very difficult. Larger doping
concentrations would also be reflected on a higher number
of random distributed dopants, leading to strong variability
of ID–VGS characteristics. Taking into account the position
and the number of the random dopant in the Si body is
important to investigate the optimal performance of specific
JL-NWTs. Indeed, this paper focuses on random distributed
dopants and their impact on the current–voltage characteristics
of the fabricated -gate Si nanowire FETs reported in [28].
For that purpose, this paper is organized as follows.
In Section II, the fabrication procedure of JL -gate transistors
is summarized. The simulation methodology is explained in
Section III. Statistical analysis performed on samples over
500 JL transistors, including devices with shorter gate lengths
and thinner oxide regions, is presented in Section IV. Finally,
the conclusion is presented in Section V.
II. FABRICATION
The fabrication process of the JL-NWT considered here
is explained in detail in our previous works [28]–[31]. For
completeness of this paper, however, we summarize the most
relevant steps during the fabrication procedure as follows.
Transistors have been fabricated from 55-nm SOI wafers
from SOITEC with a 145-nm buried oxide. The Si channel
was implanted with phosphorus at 15 keV to allow majority
of dopants to sit at the bottom part of the channel with a dose
of 4 × 1015 cm−2 before being annealled at 950 °C for 90 s
to provide an implanted doping density of 8 × 1019 cm−3.
Temperature-dependent Hall bar measurements on large sam-
ples [28] were used to determine that the activated dopant
density was 4 × 1019 cm−3. This is well above the Mott
criteria for Si:P, implying that the bulk material is strongly
metallic in electronic behavior [32] which is confirmed by
the temperature dependence of the electronic properties [28].
The top Si was then etched to reduce the thickness for the
smallest dimension nanowires before a Vistec VB6 electron
beam lithography tool was used to pattern the nanowire using
hydrogen silsesquioxane (HSQ) resist. Initially, HSQ resist
was used as an mask to etch 55-nm nanowires with 24, 16, and
Fig. 1. (a) Sketch of the JL FET, with cuts along and perpendicular to the
transport direction, considered in this paper. The gated channel region
is designed following the Ω-shaped of (b) fabricated silicon nanowire
JL FET. The doping has been experimentally estimated to be 1019 cm−3.
The silicon nanowire diameter is 8 nm and the oxide thickness is 16 nm
within the Ω-gated region with 150 nm long.
8 nm widths, after which via holes were opened in polymethyl
methacrylate (PMMA) resist to selectively thin down the Si
channel. A low-damage SF6/C4F8 inductivity coupled plasma
etch [33] was undertaken before the resist was stripped and
a thermal oxide grown at 950 °C. Optical lithography was
then used to define electrical contacts using 20 nm of Ni
and 50 nm of Pt after the oxide had been stripped with HF.
An anneal in forming gas at 380 °C for 15 min was used to
alloy the contacts forming NiSi Ohmic contacts with a specific
contact resistance of 0.8  mm. Finally, electron beam litho-
graphy was used with 400 nm of PMMA resist to lift-off the
Al gate.
The oxidation step resulted in the nanowires being sus-
pended above the buried oxide of the substrate preventing a
short gate length being realized later in the fabrication process
as reliable lift-off requires resist significantly thicker than
any step height. A wide Al gate was, therefore, deposited
by lift-off of total length of 2 µm but since the nanowire
length was 150 nm, the effective gate length, Lg , is 150 nm.
The gate oxide of 16-nm equivalent oxide thickness for the
devices has an integrated deep interface trap density, Dit
below 1010 cm−2eV−1 as extracted from measurements on test
capacitors fabricated on the same chips. An electron energy
loss spectroscopy transmission electron microscope (TEM)
image of the smallest nanowire with a diameter of 8 ± 0.5 nm
is presented in Fig. 1(b). A 3-D sketch of the fabricated and
simulated JL-NWT is also shown in Fig. 1(a).
Direct current current–voltage characteristics were mea-
sured using an Agilent B1500 semiconductor parameter
analyser at room temperature (293 K) with a Cascade
Microtech probe station. For the alternating current (ac),
lock-in measurements a constant voltage setup was used
consisting of a 77-Hz 0.1-V amplitude ac sinusoidal signal
from an Agilent 33521A function generator with a voltage
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divider (10 M and 1 k resistors) and the current measured
using a 1-k resistor with a Stanford Research SR830 lock-in
amplifier.
III. SIMULATION METHODOLOGY
The JL transistors were simulated using the commercial
TCAD simulator—GARAND which is now part of Synopsys
TCAD Sentaurus Simulator. The solution of the transport
problem is based on the drift-diffusion (DD) formalism.
In this particular case, the DD approximation includes density
gradient (DG) quantum confinement corrections [34]. The DG
quantum correction is necessary to properly take into account
quantum confinements effects within the DD approximation.
The Coulomb potentials associated with individual discrete
charges are also accurately captured by the DG, being impor-
tant for the study in this paper. Finally, within this approxi-
mation one must solve self-consistently the Poisson and DG
equations [35]. Fig. 1(a) represents the device considered in
this paper. The silicon diameter is 8 nm, the SiO2 body
thickness is 16 nm, and the gate length is LCH = 150
nm, which have been experimentally estimated and shown
in Fig. 1(b). The cross section dimensions of the device
are measured by a TEM, which clearly distinguishes the Si
nanowire core (red) from its SiO2 (purple) surroundings. For
the purpose of this paper, the channel cross section is fixed
to 8 nm, where the gate length and SiO2 are varied for
performance predictions purpose. The source, channel, and
drain regions are doped accordingly to the experimental value,
being ND = 1019 cm−3. The contacts, source, and drain
are assumed to be semi-infinite. The von Neumann boundary
conditions are imposed to allow the potential adjusts the
electron injection to preserve charge neutrality in both of them.
The device transport is then simulated at room temperature.
Fig. 2 compares the simulated current–voltage (ID − VGS)
characteristics with its corresponding experimental measure-
ments for six different devices all with LCH = 150 nm
and oxide thickness of 16 nm. In this case, the transistor
was assumed to be uniformly doped which corresponds to
continuous doping concentrations in the silicon. An agreement
is achieved between the experimental values and the simu-
lations results. The simulated ID − VGS curve is within the
experimental variability at low- and high-gate voltage biases.
The discrepancies in the subthreshold regime arise from the
smooth and uniform nature of the doping profile where no
imperfections, such as random dopants or oxide traps, have
been considered. Also, in our simulations, an ideal -gate
covers the Si channel. This is not the case for the fabricated
devices, leading to poorer electrostatic integrity.
This agreement is obtained by choosing a combina-
tion of the low-field mobility (LFM), perpendicular field-
dependent mobility (PFDM), and lateral field-dependent
mobility (LFDM) models. Masetti et al. [36] doping-
dependent model is used for the LFM. Yamaguchi [37] and
Caughey and Thomas [38] models are then employed to
compute the PFDM and LFDM. Calibration of the critical
electric field (Fc) and saturation velocity (vsat), respectively,
for the last two models was carried out for the JL transistor
Fig. 2. Comparison of experimental and simulated (red line) ID–VGs
characteristics of the JL transistor shown in Fig. 1. Gray lines: exper-
imental ID–VGs characteristics from six different devices. Blue dotted
curve: corresponding mean value. The gate length and oxide thickness
are LCH = 150 and 16 nm, respectively. For calibration purpose, the Si
region is uniformly doped with ND = 1019 cm−3. ID–VGs characteristics
are shown for (a) high VDs = 1.0 V and (b) low VDs = 5 mV. The
calibration procedure is explained in Section III.
at high VDS = 1.0 V. It was found that Fc = 5 × 107 cm/V,
whereas vsat was set to 5 × 108 cm/s. The same values were
used to simulate the JL transistor at low VDS = 5 mV, resulting
in good agreement with the experimental measurement. It is
worth mentioning that the values of these parameters are not
universal. They might depend, for example, on the device
dimensions as well as the doping concentration. They were
kept fixed, however, for the simulations of JL transistors with
random distributed dopants, presented in Section VI.
IV. RESULTS
Fig. 3 shows the impact of the random dopant distribution
(RDD) on current–voltage (ID − VGS) characteristics at high
drain bias. For the purpose of this analysis, 500 JL-NWTs with
different RDDs were simulated. In all devices, the channel
length was kept constant at LCH = 150 nm and the oxide
thickness is also fixed at 16 nm. The only difference for each
device was the position and the number of the RDD in the
source, the drain, and the channel. Based on the data presented
in the Fig. 3, the following conclusions can be derived.
First, the ratio between the lowest and highest OFF-current
(IOFF) is 109 or nine orders of magnitude. This variation in the
values of the IOFF current can be explained by establishing a
correlation between the number and the position of the RDD
in the Si region of their corresponding JL-NWTs. However,
in case of the device with highest OFF-current, the dopants are
equally spread all along the length of the Si body, as shown in
Fig. 4(a). However, in the devices with the lowest IOFF current,
the dopants are more localized, forming clusters. In Fig. 4(b),
one can observe dopants conglomerate in three well-defined
groups in the source, in the beginning of the channel, and
in the drain regions, leaving two isolated dopants at the
channel–drain interface. In this case, the electrons coming
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Fig. 3. ID–VG characteristics of over 500 JL transistors with random
distributed dopants (gray curves). Dotted circle: experimental mean.
Green line: statistical mean. Red dashed line: median. The last two
are identical in the high gate bias region, e.g., VG > 0 V, and in
good agreement with the experimental data. Within the subthreshold
regime, the statistical mean current remains closer to the experimental
measurements. The gate length is 150 nm whereas the oxide thickness
is set to 16 nm in all devices. The doping concentration is as high as
ND = 1019 cm−3.
Fig. 4. Simulated 3-D dopant position and current density contours
corresponding to JL transistors with (a) highest and (b) low OFF-currents.
Current density units are A/μ m2. In case of the device with highest
OFF-current, the dopants are more spread all along the Si channel,
whereas for its counterpart in (b), dopants conglomerate in three well
defined groups in the source, beginning of the channel, and drain
regions, leaving two isolated dopants at the channel/drain interface.
Such configuration generates less channels for electrons to go through
the drain as observed in the current density contours, leading to lower
OFF-state currents.
from the source need to overcome a higher potential barrier
in this part of the transistor in comparison to the previous
devices shown in Fig. 4(a), which is leading to a lower
OFF-state current.
The corresponding current density contours shown in Fig. 4
reveal the percolation path which the electrons are kept moving
from the source to the drain. Please note that the current flows
is localized in the middle of the device which is exactly what is
expected as the Fermi wavelength is 18.7 nm [31]. Also, even
though the two currents flow look very similar, the difference
in the current density between the both devices is almost
10 orders of magnitude. Another difference between the two
JL-NWTs is the total number of the RDD. The transistor
with the highest OFF-current has 114 RDD in comparison
with 73 RDD in the lowest OFF-current device. The actual
number of dopants in each of the 500 JL transistors is chosen
randomly from a Poisson distribution, with the mean equal
to the experimental doping concentration. The dopants are
then placed randomly using a probability rejection technique
implemented in the transport tool employed for this paper.
The reader can find more details about the approach in [35]
and [39]. Moreover, in the highest IOFF nanowire, the dopants
are distributed in such a way that they provide an almost
continuous percolation path for the electrons from the source
to the drain. This leads to enhancement of the IOFF.
Fig. 3 also compares the simulated median and mean and the
experimental mean ID − VGS characteristics. Both simulated
median and mean currents are technically identical in the high
bias region of the VGS range and in agreement with the
experimental mean value of the current. When reaching the
subthreshold region, the mean ID −VGS characteristic deviates
from its median counterpart. The mean current, however,
remains in good agreement with the experimental data over
the entire VGS range shown in Fig. 3. Moreover, compared to
the ID − VGS curve for uniformly doped transistor (Fig. 2),
the simulated mean ID − VGS characteristic reproduces better
the experimental mean current within the subthreshold region.
Hence, for this specific JL-NWTs, the “smooth” device, which
is based on continuous doping, is further away from the
experimental mean current in comparison to the mean device.
For this reason, all comments and discussions of the results in
this section are based only on the mean value of the ID − VGS
characteristics. Moreover, the excellent match between the
mean value device and the experimental data proves that statis-
tical simulations are indeed necessary to accurately reproduce
the experimental results in such ultrascaled devices.
Performing statistical simulations could help us to extract
valuable information about the process and devices variability.
For example, Fig. 5 shows probability distribution functions
(PDFs) of some of the most important figures of merit (FoM)
for those 500 JL-NWTs in Fig. 3. The PDF describes the prob-
ability of a particular event or value occurring. Hence, from
the PDF distribution of the subthreshold swing (SS), we could
conclude that most of the devices would have SS around
their theoretical limit at room temperature, i.e., 60 mV/dec.
The PDF corresponding to the ON-current (ION) shows the
devices will deliver ION close to the experimental value
of 2.8×10−5 A when the JL transistor is at VDS = 1 V. The
OFF-diagonal figures in Fig. 5 show the different correlations
between FoMs. For example, subthreshold voltage (VTH) and
OFF-current (IOFF) are strongly negatively correlated. Such
correlation corresponds to decrease in the IOFF value when
the VTH increases and vice versa. Note that the IOFF axes are
in log scale to highlight its difference between each device.
Partial correlation between the ION and the other FoM can
also be observed, except for the SS. Indeed, the correlation
between SS and the rest of the FoM was found to be very
low, as demonstrated in the last column of Fig. 5.
Next, we will study how the JL transistors would perform
when reducing both the gate length and the oxide thickness.
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Fig. 5. PDFs and correlation between some of the most important FoM obtained from the simulation of those 500 JL transistors shown in Fig. 3.
Fig. 6. Mean ID–VGs characteristics of over 500 JL transistor with
different gate lengths varying from LCH = 150 to LCH = 25 nm. The
oxide thickness is fixed to 16 nm.
Over 500 JL transistors with random distributed dopants were
simulated for each gate length and oxide thickness. Due to the
better agreement with experimental measurements presented
for the JL transistor with LCH = 150 nm in Fig. 3, only
mean ID − VGS characteristics for the simulated device will
be reported from now on.
First, the oxide thickness is fixed to 16 nm, while the gate
length is shortened from LCH = 150 to LCH = 25 nm. The
total length of the devices is kept fixed at 200 nm. For example,
in the case of the LCH = 25 nm device, the gate is exactly in
the middle of the channel covering only 25 nm of the 200 nm
long nanowire body. The same approach is used for all other
gate lengths, where the gate is kept centered in the middle of
the device. The corresponding mean ID − VGS characteristics
for four different gate lengths are plotted in Fig. 6. From
Fig. 7. Mean ID–VGs characteristics of over 500 JL transistor with
different oxide thickness varying from 16 to 2 nm. The gate length is
fixed to LCH = 25 nm.
the data, it is clear that the JL transistor performance is
deteriorated when the gate length is reduced. The main reason
is that by reducing the gate length, the electrostatic control
is lost, leading to less steep ID − VGS characteristics with
lower ON-current. In the worst case scenario, shown here,
the ON-current is reduced by 30%, while the SS increases up to
approximately 200 mV/dec for transistors with LCH = 25 nm.
Second, the crossings of the ID − VGS curves at around
VGS = 1.0 V occur due to the fact that when the gate length is
decreased the wire behaves as a resistor. This can be compared
to adding two resistors on both sides of the gate where the
resistance increases with shortening the gate length.
Fig. 7 reports the mean ID − VGS characteristics of JL tran-
sistors with LCH = 25 nm and oxide thickness varying from
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16 to 2 nm. A performance comparable with the fabricated JL
transistor is predicted for the device with the thinnest oxide,
showing the steepest slope with SS close to 60 mV/dec and
the ION/IOFF ratio is greater than 108. No improvement of the
ON-current is observed. Hence, decreasing in the oxide thick-
ness could indeed improve significantly the device behavior
and allow the technology to be scaled down at least LCH = 25
gate lengths. Finally, similar qualitatively results for corre-
lations between the FoMs for JL-NWT with different gate
lengths and oxide thickness were obtained.
V. CONCLUSION
In this paper, we report an investigation of JL-NWTs
from the experimental and computational point of view. The
experimental data revealed that JL devices with an 8-nm
cross section and a 150-nm gate length demonstrate excellent
transistorlike behavior with an SS of 66 mV/dec and a 108
ION/IOFF ratio. All simulations in this paper were carried
out using a DD solver, including DG quantum corrections.
Agreement with experimental measurements was found after
a careful calibration of mobility models.
A simulation study was performed to establish important
device parameters and FoMs. This was achieved by simulating
an ensemble of 500 JL-NWTs with different RDDs where
ID −VGS characteristics for each device were obtained. Based
on those ID −VGS characteristics, the mean and median values
were extracted for each ensemble of devices with a different
gate lengths. Our simulations showed that the JL-NWTs start
to lose their electrostatic integrity when reducing the gate
length below 50 nm, degrading their performance, and that
some important FoMs, such as the SS, are also effected.
High-performance characteristics, however, could be recovered
by significantly decreasing the oxide thickness. For example,
if the oxide is scaled down to 2 nm, the devices with the
shortest gate length of 25-nm gate length still exhibits an
excellent ION/IOFF ratio. We expect these results to allow
optimizing nanowire transistors to improve their performance,
which could be used for low-power applications and portable
metrology.
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